Differences
This shows you the differences between two versions of the page.
| Both sides previous revisionPrevious revision | |||
| builderpages:plasmo:zrc:simm30tester [2025/10/08 09:52] – Initial import from Wayback Machine | builderpages:plasmo:zrc:simm30tester [2026/06/15 12:03] (current) – external edit 127.0.0.1 | ||
|---|---|---|---|
| Line 1: | Line 1: | ||
| + | /* Imported from Wayback Machine | ||
| + | | ||
| + | | ||
| + | | ||
| + | */ | ||
| + | |||
| + | ====== 30-pin SIMM Memory Tester ====== | ||
| + | |||
| + | ===== Introduction ===== | ||
| + | |||
| + | I purchased big lot of memory sticks many years ago. Among them is about 30 30-pin SIMM memories. I've modified a ZRC to test these memories. | ||
| + | |||
| + | [[https:// | ||
| + | |||
| + | [[https:// | ||
| + | |||
| + | ===== Engineering Changes ===== | ||
| + | |||
| + | Two SIMM30 sockets are ganged together: | ||
| + | |||
| + | |SIMM pins|Signal Names|ZRC Signals | | ||
| + | |1 |5V |T2 | | ||
| + | |2 |nCAS |T5 | | ||
| + | |3 |D0 |RC2014-27 | ||
| + | |4 |MA0 | ||
| + | |5 |MA1 | ||
| + | |6 |D1 |RC2014-28 | ||
| + | |7 |MA2 | ||
| + | |8 |MA3 | ||
| + | |9 |GND | ||
| + | |10 | ||
| + | |11 | ||
| + | |12 | ||
| + | |13 | ||
| + | |14 | ||
| + | |15 | ||
| + | |16 | ||
| + | |17 | ||
| + | |18 | ||
| + | |19 | ||
| + | |20 | ||
| + | |21 | ||
| + | |22 | ||
| + | |23 | ||
| + | |24 | ||
| + | |25 | ||
| + | |26 | ||
| + | |27 | ||
| + | |28 | ||
| + | |29 | ||
| + | |30 | ||
| + | |||
| + | ===== CPLD Modifications ===== | ||
| + | |||
| + | Since ZRC already has a 2megx8 DRAM, the mulitplexed addresses for DRAM are duplicated to drive T11-T21 (MA0-MA10). The RAS, CAS, and WE to DRAM are also duplicated in T4, T5, R8-2, respectively. The control lines to onboard 2megx8 DRAM is negated, so ZRC runs from the SIMM30 memory. | ||
| + | |||
| + | [[https:// | ||
