Differences
This shows you the differences between two versions of the page.
| Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
| builderpages:plasmo:tinyz280:tinyz280_ec [2023/05/29 17:40] – Revision from 2023-05-29 | builderpages:plasmo:tinyz280:tinyz280_ec [2026/06/15 13:14] (current) – external edit 127.0.0.1 | ||
|---|---|---|---|
| Line 1: | Line 1: | ||
| + | /* Imported from Wayback Machine | ||
| + | | ||
| + | | ||
| + | | ||
| + | */ | ||
| + | |||
| + | ====== TinyZ280 Engineering Changes ====== | ||
| + | |||
| + | The TinyZ280 [[https:// | ||
| + | |||
| + | [[https:// | ||
| + | |||
| + | Summary of the EC: | ||
| + | |||
| + | Extra ground wires and VCC wires are added to reduce the system noises. | ||
| + | |||
| + | 12MHz divided by 13 to generate 923KHz clock to counter1 input (Z280 pin 41). The 923Khz clock is internally divided by 16 to generate 57.7buad serial clock. | ||
| + | |||
| + | Z280 OPT input (pin 34) is pulled up to VCC | ||
| + | |||
| + | nRDY2 and nRDY3 inputs (Z280 pin 63 and 58, respectively) are pulled to ground to enable the DMA channel 2 & 3. | ||
| + | |||
| + | CPLD pin 33 is connect to RESET input of Z280. This way Z280 is held in reset while CF is initialized. | ||
| + | |||
| + | Mode jumper is connected to CPLD pin 34. The jumper determines whether Z280 bootstrap using UART or CF. | ||
