Differences
This shows you the differences between two versions of the page.
| Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
| builderpages:plasmo:t68krc [2021/01/20 19:39] – Revision from 2021-01-20 | builderpages:plasmo:t68krc [2026/06/15 13:12] (current) – external edit 127.0.0.1 | ||
|---|---|---|---|
| Line 1: | Line 1: | ||
| + | /* Imported from Wayback Machine | ||
| + | | ||
| + | | ||
| + | | ||
| + | */ | ||
| + | |||
| + | ====== T68KRC, Tiny68K for RC2014 ====== | ||
| + | |||
| + | ===== Introduction ===== | ||
| + | |||
| + | T68KRC derived from version 1 of [[boards: | ||
| + | |||
| + | Figure below shows an assembled T68KRC. | ||
| + | |||
| + | [[https:// | ||
| + | |||
| + | ===== Features ===== | ||
| + | |||
| + | Motorola 68000 CPU | ||
| + | |||
| + | MC68681 DUART, port A is the console operating at 38400 baud, 8N1, with CTS/RTS hardware handshake. | ||
| + | |||
| + | Altera EPM7128 CPLD contains the glue logic: | ||
| + | |||
| + | State machine to load 32K serial flash when powered up or with a reset, | ||
| + | |||
| + | DRAM controller for the 2-megabyte DRAM, | ||
| + | |||
| + | Hidden CAS-before-RAS refresh in hardware, no software overhead required, | ||
| + | |||
| + | memory decoder, | ||
| + | |||
| + | Interrupt controller, | ||
| + | |||
| + | Bus Error watchdog timer, | ||
| + | |||
| + | 8-16 MHz oscillator (only 8 MHz operation is tested) | ||
| + | |||
| + | 32Kbyte serial flash, 24C256 as the boot device. | ||
| + | |||
| + | Second 32K serial flash that can be programmed in-situ and serves as the alternate boot device with just one jumper change. | ||
| + | |||
| + | 44-pin edge connector interfaces to a low-cost IDE-CF module | ||
| + | |||
| + | HY5118164 1Mx16 DRAM | ||
| + | |||
| + | I/O expansion port compatible with RC2014 I/O bus interface. | ||
| + | |||
| + | 7-segment LED display as visual indicator of board operations. | ||
| + | |||
| + | Target for CP/M-68K ver 1.3 | ||
| + | |||
| + | 100mm x 76mm 2-layer pc board | ||
| + | |||
| + | ===== Descriptions ===== | ||
| + | |||
| + | Low cost without sacrificing performance is the design goal of T68KRC. Cost control is achieved by: | ||
| + | |||
| + | Two-layer PC board in 100mm x 76mm format. Many board manufacturers only charge 50 cents per board in quantity of 10 in this format, | ||
| + | |||
| + | Memory in the form of single-chip 1Mx16 DRAM, | ||
| + | |||
| + | Low cost 5-Volt CPLD, Altera EPM7128, that is about $3-4 each from China, | ||
| + | |||
| + | Use low-cost serial flash memory as the boot memory, | ||
| + | |||
| + | Interface via pc board edge connector to a low-cost 44-pin IDE-CF module, | ||
| + | |||
| + | No on-board RS232 transceiver because most USB-based serial port modules operate at the TTL level, | ||
| + | |||
| + | Low cost RC2014 expansion bus connector. | ||
| + | |||
| + | Good performance is maintained by: | ||
| + | |||
| + | 16-bit wide data bus, | ||
| + | |||
| + | 2-megabyte 60ns DRAM operating at zero wait state (at 8MHz system clock), | ||
| + | |||
| + | Fast serial flash loads monitor in 0.6 second after a reset or power on, | ||
| + | |||
| + | 16-bit wide bus-connected IDE interface operating with two wait state at 8MHz, | ||
| + | |||
| + | Hidden CAS-before-RAS refresh cycle with no software overhead. | ||
| + | |||
| + | ==== Memory map ==== | ||
| + | |||
| + | RAM is from 0x0 to 0x1FFFFF, | ||
| + | |||
| + | Serial Flash is from 0xFFD000-0xFFDFFF | ||
| + | |||
| + | IDE-CF is from 0xFFE000-0xFFEFFF | ||
| + | |||
| + | 68681 DUART is from 0xFFF000-0xFFFFFF | ||
| + | |||
| + | RC2014 expansion bus is from 0xFF8000-0xFF8FFF. 2 wait states access ← **verify this** | ||
| + | |||
| + | ===== Design Files ===== | ||
| + | |||
| + | Rev 1 [[https:// | ||
| + | |||
| + | Rev 1 [[https:// | ||
| + | |||
| + | Part list | ||
| + | |||
| + | Tiny68K [[https:// | ||
| + | |||
| + | Altera EPM7128 design files Designs are created in Quartus 8.1, should be compatible with later version of Quartus. Designs are entirely in schematics. Schematic in PDF format. Programming binary in .pof format. | ||
| + | |||
| + | 11/23/17 update: The original design files posted were incorrect. This is the correct version of the design files. Altera EPM7128 design files Designs are created in Quartus 8.1, should be compatible with later version of Quartus. Designs are entirely in schematics. Schematic in PDF format. [[https:// | ||
| + | |||
| + | < | ||
| + | |||
| + | [[https:// | ||
| + | |||
| + | CP/M-68K [[https:// | ||
| + | |||
| + | CP/M-68K v1.3 distribution [[https:// | ||
| + | |||
| + | [[https:// | ||
| + | |||
| + | Utility | ||
| + | |||
| + | Memory diagnostics | ||
| + | |||
| + | Clear CP/M memory area | ||
| + | |||
| + | ==== Connect to a PC ==== | ||
| + | |||
| + | A PC with terminal program such as Hyperterminal is needed to interface with Tiny68K. An USB-to-serial adapter with TTL level input/ | ||
| + | |||
| + | ==== Powering up T68KRC ==== | ||
| + | |||
| + | Apply 5V to the board via the 2.5mm power jack, the center is 5V, barrel is ground. The nominal power consumption at 8MHz system clock is 500mA. When powered is applied, the 7-segment LED will display ' | ||
| + | |||
| + | ==== Creating a new CF disk ==== | ||
| + | |||
| + | Procedure for [[builderpages: | ||
