Differences
This shows you the differences between two versions of the page.
| Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
| boards:sbc:sbc_v2:sbc_v2-005 [2022/07/07 17:10] – Revision from 2022-07-07 | boards:sbc:sbc_v2:sbc_v2-005 [2026/06/15 12:35] (current) – external edit 127.0.0.1 | ||
|---|---|---|---|
| Line 1: | Line 1: | ||
| + | /* Imported from Wayback Machine | ||
| + | | ||
| + | | ||
| + | | ||
| + | */ | ||
| + | |||
| + | ====== SBC V2-005 MEGAFLASH ====== | ||
| + | |||
| + | The SBC V2 is a Zilog Z80 processor board. It's a 100x160mm board that is capable of functioning both as a standalone SBC or as attached to the ECB bus. | ||
| + | |||
| + | The main advantage of this version over previous versions is the support of 1Mb FLASH memory and improved software support for Flash access. | ||
| + | |||
| + | The SBC V2-005 is transitioning from development to release. Development history and additional supporting information can be found [[boards: | ||
| + | |||
| + | ====== Features ====== | ||
| + | |||
| + | 4Mhz+ Zilog Z80 CPU. | ||
| + | |||
| + | 512Kb paged SRAM. | ||
| + | |||
| + | 1Mb Flash ROM. | ||
| + | |||
| + | Serial Interface. | ||
| + | |||
| + | IDE interface. | ||
| + | |||
| + | Real Time Clock. | ||
| + | |||
| + | Onboard sound. | ||
| + | |||
| + | Battery backup for RTC and SRAM via super capacitor. | ||
| + | |||
| + | Standard ECB bus interface. | ||
| + | |||
| + | +5V power connector for Single Board Computer operation. | ||
| + | |||
| + | Reset button. | ||
| + | |||
| + | Recovery mode button. | ||
| + | |||
| + | Status LED. | ||
| + | |||
| + | Switchable clock speed. | ||
| + | |||
| + | ====== Software Support ====== | ||
| + | |||
| + | [[software: | ||
| + | |||
| + | CP/M / ZSDOS | ||
| + | |||
| + | RAM & ROM disk support. | ||
| + | |||
| + | ROM based BASIC, FORTH and Monitor. | ||
| + | |||
| + | Prebuild disk images | ||
| + | |||
| + | ROMWBW Eurocard expansion board driver support: | ||
| + | |||
| + | RAMFLOPPY - Up to 2 x 4Mb memory drives. | ||
| + | |||
| + | VDU - Composite VDU monitor and keyboard support. | ||
| + | |||
| + | CVDU - Colour VDU and keyboard support. | ||
| + | |||
| + | VGA3 - Colour VGA display board and keyboard support | ||
| + | |||
| + | Zilog Peripherals - 2xSerial ports, counter timer chip. | ||
| + | |||
| + | USB FIFO - USB serial interface | ||
| + | |||
| + | Disk I/O - 3.5“, 5-1.4”, 8“ floppy disk and parallel port IDE. | ||
| + | |||
| + | 4PIO - Parallel interface card. | ||
| + | |||
| + | SCG - Graphics and sound board. | ||
| + | |||
| + | DUAL SD CARD - SD Card based memory drive | ||
| + | |||
| + | MF-PIC - Colour VGA, keyboard interface. | ||
| + | |||
| + | ====== Pictures ====== | ||
| + | |||
| + | {{[[lib: | ||
| + | |||
| + | [[boards: | ||
| + | |||
| + | ====== Board ====== | ||
| + | |||
| + | Kicad files can be found [[https:// | ||
| + | |||
| + | Gerbers for SBC V2-005c, which have been built and tested. [[https:// | ||
| + | |||
| + | Current revision is SBC V2-005i | ||
| + | |||
| + | Gerbers for SBC V2-005i, currently untested [[https:// | ||
| + | |||
| + | Version i boards are on order as at 27-Feb-2021. | ||
| + | |||
| + | ====== Changes from SBC V2-004 ====== | ||
| + | |||
| + | Support 2 x 512Mb PLCC style Flash chips for 1Mb Flash memory. | ||
| + | |||
| + | Removes support for DIP style Flash and EPROM chips. | ||
| + | |||
| + | Removes support for 128Mb RAM | ||
| + | |||
| + | Adds switch for recovery mode. | ||
| + | |||
| + | Software support for programming dual chips. | ||
| + | |||
| + | Driver support for accessing ROM drive as a read and write filesystem. | ||
| + | |||
| + | ROMWBW based Flash upgrader. | ||
| + | |||
| + | Solder link for UART clock as CPU clock for minimalist system. | ||
| + | |||
| + | ====== Parts List ====== | ||
| + | |||
| + | ^Reference | ||
| + | |C1, | ||
| + | |C2 |1 |10uF | ||
| + | |C24-C27 | ||
| + | |C28 |1 |10uF | ||
| + | |C31 |1 |22uF | ||
| + | |C34 |1 |0.22F+ | ||
| + | |D1 |1 |5mm LED |Red/Green Bicolor | ||
| + | |D2 |1 |1N4148 | ||
| + | |K9-K12 | ||
| + | |JP1 |1 |2×3 |Pin Header 2×3 position 2.54mm | ||
| + | |JP2, LS1 |4 |1×2 |Pin Header 2 position 2.54mm | ||
| + | |P1 |1 |2×20 | ||
| + | |P2 |1 |2.1mm | ||
| + | |P3 |1 |2×5 |10 pin IDC vertical socket. | ||
| + | |P4 |1 |4/ | ||
| + | |P5 |1 |1.8432Mhz|UART Clock 5V Active crystal oscillator square | ||
| + | |Q1 |1 |2N3906 | ||
| + | |SW1, SW2 |2 |6x6mm | ||
| + | |R1 |1 |10R |0.25w resistor | ||
| + | |R2, | ||
| + | |R9 |1 |100R | ||
| + | |R12 |1 |4K7 |0.25w resistor | ||
| + | |R13 |1 |3K6 |0.25w resistor | ||
| + | |R14 |1 |1K8 |0.25w resistor | ||
| + | |R15 |1 |120R | ||
| + | |R16 |1 |470R | ||
| + | |R17 |1 |100K | ||
| + | |RR1, RR3 |2 |1K | ||
| + | |RR2 |1 |4K7 |SIP-6 Resistor array | ||
| + | |U1 |1 |16550 | ||
| + | |U2 |2 |39SF040 | ||
| + | |U3 |1 |74LS08 | ||
| + | |U4 |1 |74LS10 | ||
| + | |U5 |1 |74LS125 | ||
| + | |U6 |1 |74LS139 | ||
| + | |U7, | ||
| + | |U10 |1 |74LS243 | ||
| + | |U8, | ||
| + | |U12, | ||
| + | |U14-U16 | ||
| + | |U17 |1 |74LS244 | ||
| + | |U19 |1 |8255 | ||
| + | |U20 |1 |C96ABC | ||
| + | |U21 |1 |DS1302 | ||
| + | |U22 |1 |MAX232 | ||
| + | |U23 |1 |AS6C4008 |512Kb x 8 RAM DIP32 socket | ||
| + | |U24 |1 |Z84C00 | ||
| + | |U25 |1 |DS1210 | ||
| + | |U26 |1 |74LS06 | ||
| + | |U28 |1 |74LS74 | ||
| + | |X1 |1 |32.768KHz|3mm Crystal 6pF | | | ||
| + | |Sockets | ||
| + | |||
| + | \\ | ||
| + | |||
| + | ====== Minimum Build ====== | ||
| + | |||
| + | Excludes Sound, RTC, IDE interface, Battery Backup controller and super capacitor, RS232 TTL converter, ECB bus interface, 2nd Flash ROM | ||
| + | |||
| + | [[https:// | ||
| + | |||
| + | ^Reference | ||
| + | |C2 |10uF | | ||
| + | |C3, C4, C9, C11-C17, C19-C23, C30, C32|0.1uF | ||
| + | |D2 |1N4148 | ||
| + | |JP3-JP4 | ||
| + | |JP4-JP8 | ||
| + | |P2 |BARREL JACK | | ||
| + | |P3 |IDC SOCKET | ||
| + | |P4 |4-10MHz XTAL + SOCKET | ||
| + | |P5 |1.8432 XTAL | | ||
| + | |U1 |16550 | ||
| + | |U3 |74LS08 | ||
| + | |U4 |74LS10 | ||
| + | |U6 |74LS139 | ||
| + | |U7 |74LS14 | ||
| + | |U12, U13, U18 | ||
| + | |U14, U15, U16 | ||
| + | |U17 | ||
| + | |U23 | ||
| + | |U24 | ||
| + | |U26 | ||
| + | |U28 | ||
| + | |U29 | ||
| + | |K10 |Pin Header, 1-2 BRIDGED| | ||
| + | |K11 |Pin Header, 1-2 BRIDGED| | ||
| + | |R1 |10R | | ||
| + | |R2 |10K | | ||
| + | |RR1, RR2 |10K | | ||
| + | |RR3 | ||
| + | |SW1 |Push Button | ||
| + | |||
| + | \\ | ||
| + | |||
| + | ====== SBC Build ====== | ||
| + | |||
| + | Excludes ECB interface | ||
| + | |||
| + | {{[[lib: | ||
| + | |||
| + | ^Reference | ||
| + | |C6, C18, C33, C35|0.1uF | ||
| + | |C24-C27 | ||
| + | |C28 |10uF | | ||
| + | |C34 |0.22F-0.47F Super capacitor | ||
| + | |D1 | ||
| + | |JP1 |PIN HEADER | ||
| + | |JP2 |PIN HEADER | ||
| + | |JP3-JP4 | ||
| + | |JP5-JP8 | ||
| + | |JP9 |PIN HEADER | ||
| + | |K9 |PIN HEADER (not requires version f+)| | ||
| + | |K12 |PIN HEADER, 2-3 BRIDGED | ||
| + | |LS1 |PIN HEADER | ||
| + | |P1 |IDC SOCKET | ||
| + | |Q1 | ||
| + | |R9 | ||
| + | |R11 |10K | | ||
| + | |R12 |4K7 | | ||
| + | |R13 |3K6 | | ||
| + | |R14 |1K8 | | ||
| + | |R15 |120R | | ||
| + | |R16 |470R | | ||
| + | |R17 |100K | | ||
| + | |U2 | ||
| + | |U5 | ||
| + | |U19 |8255 | | ||
| + | |U21 |DS1302 | ||
| + | |U22 |MAX232 | ||
| + | |U24 |DS1210 | ||
| + | |U27 |74LS14 | ||
| + | |SW2 |Push Button (Revision f+) | | ||
| + | |||
| + | \\ | ||
| + | |||
| + | ====== Full Build ====== | ||
| + | |||
| + | {{[[lib: | ||
| + | |||
| + | ^Reference | ||
| + | |C1, C5, C7, C10, | ||
| + | |C31 | ||
| + | |U8, U9, U11 | ||
| + | |U10 | ||
| + | |U20 |DIN EURO MALE RA 96| | ||
| + | |||
| + | ====== Boot ROM Installation ====== | ||
| + | |||
| + | The firmware for the SBC V2 is called ROMWBW and can be obtained from [[https:// | ||
| + | |||
| + | Initial programming of the ROM requires the use of a programmer that supports Flash PLCC32 chips such as the MiniPro TL866II. Subsequent reprogramming can be done on the SBC V2 if you have enough secondary storage to hold the ROM image file. This is the preferred method as installing and removing the PLCC32 Flash chips is more difficult then the DIP32 style chips used previously. | ||
| + | |||
| + | Download the latest release i.e. RomWBW-v3.0.1-Package.zip and extract the ROM image file \Binary\SBC_std.rom. This is a 512Kb image and should be programmed to a 39SF040 (preferably) or AT49F040 and installed in flash location #1 | ||
| + | |||
| + | Installing a 1Mb ROM image requires downloading, | ||
| + | |||
| + | To assemble a 1024Kb ROMWBW rom, use the following as an example command line in the Source directory: '' | ||
| + | |||
| + | ====== MegaFlash Boot ROM configuration ====== | ||
| + | |||
| + | The default configuration of ROMWBW is for the SBC V2-003 and includes the following driver options: | ||
| + | |||
| + | Serial port. | ||
| + | |||
| + | Real Time Clock | ||
| + | |||
| + | Colour VDU board. | ||
| + | |||
| + | VGA board. | ||
| + | |||
| + | Parallel Port IDE. | ||
| + | |||
| + | Propeller IO. | ||
| + | |||
| + | If the JP2 jumper “1BIT-IN” is bridged the default console will switch from Serial port to the first video card. | ||
| + | |||
| + | Some suggested configuration changes to take advantage of SBC V2-004+ features: | ||
| + | |||
| + | <code file> | ||
| + | ; SBCV2004 DEFINES A FLAG TO SWITCH TO HALF SPEED WHEN ACCESSING SOME SLOW DEVICE. | ||
| + | |||
| + | #DEFINE SBCV2004 | ||
| + | |||
| + | ; BEEP ON BOOT AND INCLUDE SOUND DRIVER. | ||
| + | |||
| + | SPKENABLE | ||
| + | |||
| + | ; RECOGNIZE THE RECMODE SWITCH ON BOOT TO LOAD MINIMAL DRIVER SET. | ||
| + | |||
| + | BT_REC_TYPE | ||
| + | |||
| + | ; CHARGE SUPERCAPACITOR AND REPORT WHEN LOW | ||
| + | |||
| + | DSRTCCHG | ||
| + | BATCOND | ||
| + | </ | ||
| + | |||
| + | ====== Flash Programming ====== | ||
| + | |||
| + | Will Sowerbutts has updated his FLASH4 program to support programming one or more flash chips. The updated Flash4 can be found in Will Sowerbutts github repository https:// | ||
| + | |||
| + | An example command line to update ROMWBW would be '' | ||
| + | |||
| + | ====== Acknowledgement ====== | ||
| + | |||
| + | The SBC V2-005 is based on the work of Andrew Lynch N8VEM and others in the Retrobrew Computers community. To see Andrew' | ||
| + | |||
| + | Thank you Andrew! | ||
| + | |||
| + | ====== Contact ====== | ||
| + | |||
| + | I can be contacted at difficultylevelhigh @ gmail.com or on the retrobrew computers forum as user b1ackmai1er | ||
